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Summary
[0001]

The present disclosure relates to a detector for radio frequency (RF)

swing and direct current (DC) voltage that is conntected to Vcc1. Output of the
detector is connected to the bias circuit. A high RF swing and/or collector DC
voltage reduces the bias of Q2. The combination of high input drive detection
and/or high collector voltage detection creates an effective protection of the
module at the absolute maximum ratings (AMR) conditions. The output of the
detector is fed to the bias circuit in the feedforward scheme in which Q2 bias
current is reduced at high voltage and high module drive. The disclosed device
does not require additional circuits, that is, in the complementary metal oxide
semiconductor.
[0002]

Modules require protection from extreme drive levels and extreme

supply voltages according to the AMR of a module. A correlation exists between
ruggedness of a heterojunction bipolar transistor (HBT) device and the size of the
device. Larger devices provide better ruggedness, but performance in terms of
gain, ACP, and current consumption suffers with devices sizes. The device
according to the present disclosure is a protection circuit of the HBT dies to
prevent destruction during an AMR event. The device according to the present
disclosure allows for a small Q2 devices with good AMR.
[0003]

Those skilled in the art will appreciate the scope of the present

disclosure and realize additional aspects thereof after reading the following
detailed description in association with the accompanying drawings.

Brief Description of the Drawings
[0004]

The accompanying drawing figures incorporated in and forming a part

of this specification illustrate several aspects of the disclosure and, together with
the description, serve to explain the principles of the disclosure.
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[0005]

Figure 1 is a schematic of the circuit according to the present

disclosure.
[0006]

Figure 2 is a graph showing the relation between module drive power

and current into the Q2 base.
[0007]

Figure 3 is graphs showing simulated amplitude modulation–amplitude

modulation (AMAM), and several AMAM plots at various voltages are shown.
[0008]

Figure 4 shows measured data, one reference measurement and one

measurement with the circuit according to the present disclosure enabled.
[0009]

Figure 5 is graphs showing measured ACP vs. output power.

[0010]

Figure 6 is a schematic of the power amplifier including the circuit

according to the present disclosure.
[0011]

Figure 7 is graphs showing measured AMAM from 3.8 V to 5.5 V

(AUX, 50 Ohm, 1900 MHz).
[0012]

Figures 8A, 8B, and 8C are graphs showing amplitude modulation—

phase modulation (AMPM) vs. stack height (Vcc = 3.8 V, 4.2 V, 4.6 V, and 5.0 V;
1715 MHz), with the red lines indicative of no diode stack limiter and the blue
lines indicative of 7xFB DBC diodes, 6xFB DBC diodes and 1xFB Schottky
diode, and 6xFB DBC diodes, respectively.
[0013]

Figures 9A, 9B, and 9C are graphs showing average power tracking

simulations.
[0014]

Figure 10 is graphs showing Q2 bias current at collector voltage

sweep.
[0015]

Figures 11A, 11B, and 11C are graphs showing measured results of

gain, ACP, and power-added efficiency.
[0016]

Figures 12A, 12B, and 12C are graphs showing measured results of

ACP vs. output power.
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A.
[0017]

Detailed Description
The present disclosure relates to a device for protection of a

heterojunction bipolar transistor (HBT) die from destruction during an absolute
maximum ratings (AMR) event.
[0018]

A detector for radio frequency (RF) swing and direct current (DC)

voltage is connected to Vcc1 as shown in Figure 1. In this example, the detector
consists of a diode stack connected to Vcc1 and two forward and two reverse
biased diodes connected to the output of Q1 after a capacitor. The Q2 bias is
controlled by IREG2 as shown in Figure 1. Output of the detector is connected to
the bias circuit where current from IREG2 is reduced, depending on the detected
DC voltages and/or the detected RF voltage. This feedforward scheme reduces
Q2 bias current at high voltage and high module drive.
[0019]

Figure 2 shows the relation between module drive power and current

into the Q2 base. Several traces with different collector voltages are shown. The
red set of traces represents the case in which the detector is disabled. Moreover,
the blue set of traces represents the case in which the detector is enabled. The
Q2 base current is limited gradually with voltage as shown in Figure 2.
[0020]

Figure 3 shows simulated amplitude modulation–amplitude modulation

(AMAM), and several AMAM plots at various voltages are shown. The blue set of
traces represents the case in which the detector is enabled, and the red set of
traces represents the case in which the detector is disabled. The maximum
output power is gradually limited. The instantaneous current and voltage at the
Q2 collector is thereby reduced in the AMR test case.
[0021]

Figure 4 shows measured data, one reference measurement and one

measurement with the circuit according to the present disclosure enabled.
Devices have the same emitter area. Data show that the module is protected
from destruction in the AMR test case in which drive power is 15 dBm CW with
50% duty cycle; voltage standing wave ratio (VSWR) is 7:1; and collector voltage
is swept from 4.0 V to 5.5 V. Figure 4 shows better survival with the circuit
Page 3 of 17
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according to the present disclosure, and smaller emitter size is possible, an
important consideration in terms of cost and performance.
[0022]

Figure 5 shows measured ACP vs. output power. The module works

well in the required temperature and voltage range. The implementation area is
small, and no complementary metal oxide semiconductor (CMOS) is required.
[0023]

Figure 6 shows a schematic of the power amplifier including the circuit

according to the present disclosure.
[0024]

In some embodiments, the diode stack height can be changed for

different trigger points of the circuits. In some embodiments, some diodes can be
replaced with resistors. In some embodiments, Darlington clamps can replace
the diode stacks.
[0025]

In addition, Figure 7 shows measured AMAM from 3.8 V to 5.5 V

(AUX, 50 ohm, 1900 MHz).
[0026]

Figures 8A, 8B, and 8C show amplitude modulation—phase

modulation (AMPM) vs. stack height (Vcc = 3.8 V, 4.2 V, 4.6 V, and 5.0 V;
1715 MHz), with the red lines indicative of no diode stack limiter, and the blue
lines indicative of 7xFB DBC diodes, 6xFB DBC diodes and 1xFB Schottky
diode, and 6xFB DBC diodes, respectively.
[0027]

Figures 9A, 9B, and 9C show average power tracking simulations

under the following conditions:
Module Pins Vcc1/Vcc2

: 3.8 V, 4.2 V, 4.6 V, and 5.0 V

Load at AUX module

: 50 Ohm

Module Pin MB_IN

: Pin ≤ 15 dBm

Simulated Frequency

: 1900 MHz

Temperature

: 25

Modulation

: 5MHz_QPSK_8RB

Simulation method

: ITTP without DPD

CMOS Ireg

: Not temperature compensated
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[0028]

Figure 10 shows Q2 bias current at collector voltage sweep. Red lines

show the detector disabled, and blue lines show the detector enabled. The output
of the detector is fed to the bias circuit in a feedforward scheme in which the bias
current is reduced at high voltage and high module drive.
[0029]

Figures 11A, 11B, and 11C are graphs showing measured results of

gain, ACP, and power-added efficiency. Gold lines indicate no protection; blue
lines indicate protection with the circuit according to the present disclosure. No
performance degradation occurs due to the circuit according to the present
disclosure.
[0030]

Figures 12A, 12B, and 12C shows measured results of ACP vs. output

power, in which the device according to the present disclosure performs well in
the required temperature and voltage ranges.
[0031]

Those skilled in the art will recognize improvements and modifications

to the present disclosure. All such improvements and modifications are
considered within the scope of the concepts disclosed herein.
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Figure 1

Figure 2
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Figure 4

Figure 5A

Figure 5B
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Figure 5C

Figure 7
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Figure 8A
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Figure 8B

Page 11 of 17
Published by Technical Disclosure Commons, 2022

12

Defensive Publications Series, Art. 5563 [2022]

lot_vs(plot_vs(Pout-Pin, Pin), Pout) (H)

35

H

30

25

20

15

10
10

15

20

25

30

35

40

Pout

Figure 8C
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Figure 9A
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Figure 9B
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Figure 9C
Page 13 of 17
Published by Technical Disclosure Commons, 2022

14

Figure 10

Defensive Publications Series, Art. 5563 [2022]

Page 14 of 17
https://www.tdcommons.org/dpubs_series/5563

15

: AMR PROTECTION

Figure 11A
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Figure 11C

Figure 12A
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Figure 12B

Figure 12C
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